SIMULATION OF A CMOS RFC OPERATION AMPLIFIER CIRCUIT WITH NEW RESULTS OF DC GAIN

(Recibido el 21-06-2017. Aprobado el 08-09-2017)

Seyed Vahid Feizbakhsh
Department of Electrical Electronics Engineering, Mahabad Branch, Islamic Azad University, Mahabad, Iran
avatvahidi@gmail.com

Ghader Yosefi *
Department of Electrical Electronics Engineering, Mahabad Branch, Islamic Azad University, Mahabad, Iran
g.yosefi@iau-mahabad.ac.ir

RESUMEN: En este trabajo, volvemos a hacer la simulación de un reciclaje de cascode plegado (RFC) op-amp que fue publicado por Rida S. Assaad y et todos, en el IEEE Journal of Solid-State Circuits. Los autores presentaron y simularon el circuito de RFC para obtener la ganancia de CC utilizando solamente análisis de AC. Alcanzaron a los resultados que con el aumento del factor de k (la proporción de transistores de pares cruzados en el circuito RFC) la ganancia DC puede ser mejorada. Pero, criticamos su trabajo científicamente y presentamos un resultado contrario. Calculamos y analizamos la transconductancia y la resistencia de salida del amplificador op de RFC usando análisis de DC y AC. Por lo tanto, proponemos nuevos resultados y probar este hecho de que con el aumento de k (1,5 <k <3), la ganancia DC se reducirá de 51,8dB a 45,9dB. Los resultados de la simulación se consiguen utilizando el software Hspise en tecnología estándar CMOS de 0,18µm. Los resultados obtenidos muestran una buena coordinación entre el análisis DC y AC para probar nuestra afirmación.

Palabras claves: RFC Op-Amp, CMOS, ganancia DC, DC y AC análisis

ABSTRACT: In this paper, we re-do simulation of a recycling folded cascode (RFC) op-amp which was published by Rida S. Assaad and et all, in IEEE Journal of Solid-State Circuits. The authors presented and simulated the RFC circuit to obtain DC gain using AC analysis only. They achieved to the results that with increasing the factor of k (the ratio of cross couple transistors in RFC circuit) the DC gain can be improved. But, we criticize their work scientifically and present a contrary result. We calculate and analyze the transconductance and output resistance of RFC op-amp using both DC and AC analysis. So we propose new results and prove this fact that with increasing k (1.5<k<3), the DC gain will be dropped from 51.8dB to 45.9dB. The simulation results are achieved using Hspise software in 0.18µm CMOS standard technology. Obtained results show a good coordination between DC and AC analysis to prove our claim.

Keywords: RFC Op-Amp, CMOS, DC gain, DC and AC analysis

1. INTRODUCTION

There are some operation amplifiers (op-amp) such as two stage, folded cascode (FC), gain boosting and telescope forms. They have wide range of applications analog and digital circuits. Recently the FC op-amp with high gain and large signal sowing in the present and future is used as most common architecture.

There are many authors (Assaad et al. 2009), (Valero et al, 2015) which used multi methods to enhance the performance of the FC. The operational transconductance amplifier (OTA) is the important building block which they work on it to increase the DC gain and have a good phase margin (PM). For example, M. Mottghi (Kashtiban et al. 2006) changed the structure of cascode NMOS transistors to a simple current mirror for increasing amplifier’s transconductance, Gm, and then to enhance DC gain. A. Dadashi (Dadashi et al. 2011),(Dadashi et al. 2011) changed the first stage of the FC and used the transconductance of the bulk of input MOS transistors to increase the total Gm. In The other work (Assaad et al. 2009) a cross couple was used in first stage as RFC op-amp to increase total Gm and then to have more DC gain.

In this paper we want to present re-analyzing and simulating RFC op-amp (Assaad et al. 2009) which had a basic problem in calculating DC gain. The authors only used AC analysis without paying attention to change DC bias current in the cascode transistors. So they declared that the DC gain can be enhanced with increasing the factor of k (the ratio cascode to cross couple transistors) and presented the advantages of RFC to FC op-amp only. They did not consider changing k along with changing DC bias current in RFC circuit.

Instead, we re-do necessary analysis and then simulate the RFC circuit using mathematical relations and Hspice software respectively. We will show that the increasing k (1.5<k<3) cause to droop DC gain from range of 80dB to 74dB and 51.8dB to 45.9dB with manual and simulation analysis respectively. In section 2, we consider the basic formulizations of transconductance in FC and RFC circuits. In section 3, we describe the DC analysis mathematically and form a table of numerical results. The AC analysis with simulation results and conclusions are also given in sections 4 and 5 respectively.

2. CONVENTIONAL FC AND RFC AMPLIFIER CIRCUITS

Before analyzing our work, let us consider the conventional FC and RFC op-amp circuits which are shown in Figs. 1 and 2. In this section we discuss on obtaining amplifier transconductances using injected currents to the outputs.

![Figure 1. Conventional Folded Cascode Operation Amplifier](image-url)
3. SINGLE ENDED DC GAIN

According to Fig.1 we can write the relation of total amplifier transconductance, GmFC, as following equation:

\[ G_{mFC} = g_{m1} \]  \hspace{1cm} (1)

And the total AC injected current to the output node is:

\[ i_{out} = g_{m1}v_{in}^- + g_{m2}v_{in}^+ = 2g_{m1}\frac{v_{id}}{2} = g_{m1}v_{id} \]  \hspace{1cm} (2)

Where \( g_{m1} = g_{m2} \) and \( v_{id} \) is the voltage difference between \( v_{in}^- \) and \( v_{in}^+ \).

By taking into account \( M_{1,2} \) (from Fig 1) is twice the size of \( M_{a1} \) (from Fig 2) and conducts double bias current of I, the transconductance of the RFC is demonstrated to be twice that of the FC (i.e., \( g_{ma1} = 2g_{ma1} \)). According to Fig. 2, the AC current of \( g_{ma1}v_{in}^- + kg_{mb1}v_{in}^- \) (k is the size ratio of \( M_{a3,4} \) to \( M_{b3,4} \)) is taken from the output node via \( M_6 \). Similarly the current \( g_{ma1}v_{in}^- + kg_{mb3}v_{in}^- \) is also taken from he output node via left branch of current mirror (\( M_7 \) and \( M_9 \)). Thus assuming \( g_{max} = g_{mat} \) and \( v_{in}^+ = v_{in}^- = v_{in} \), the total transconductance \( G_{mRFC} \) will be obtained as Equation (3):

\[ i_{out} = g_{ma2}v_{in}^- + k \times g_{mb1}v_{in}^- + g_{ma1}v_{in}^- + k \times g_{mb2}v_{in}^- = g_{mat}(1 + k)v_{in} \Rightarrow G_{mRFC} = g_{mat}(1 + k) \]  \hspace{1cm} (3)

As we mentioned before, the authors R. S. Assaad and et all pointed that the increasing factor of k cause to enhance \( G_{mRFC} \) (Equation 3) and then to have more DC gain. In fact, the equation (3) expresses that the RFC has higher DC gain than the FC circuit. This is true but they used this relation with increasing \( k \) to have more DC gain without paying attention to this fact that the total output resistance, \( R_{out} \), is reduced and cannot support their idea to have more DC gain in RFC circuit. This is because that the raising \( k \) changes DC bias current I in the cascode transistors of \( M_{a4}, M_6, M_{b4} \) and \( M_{b10} \). So in this case, \( R_{out} \) and then DC gain are reduced. We will prove this claim and present a contrary result of their work (Assaad et al. 2009) in the next sections.
4. **DC Gain Considerations**

According to Fig. 2, the transistors \( M_{41,2} \) and \( M_{b1,2} \) have half size of \( M_0 \) (from Fig. 1) and conduct bias current of \( I/2 \). The bias current of \( M_{b4} \) is mirrored in \( M_{44} \) with amount of \( kI/2 \). Eventually with writing KCL in the node B, the bias current of \( M_6, M_8 \) and \( M_{10} \) will be \((k-1)I/2\). Now let us consider the output resistance \( (R_{out}) \) and DC gain \( (A_v) \) relations, and calculate them numerically.

According to Fig. 2, in the right output of RFC circuit we have:

\[
r_{o8} = \frac{1}{\lambda_p(k-1)I/2}
\]

\[
r_{o10} = \frac{1}{\lambda_p(k-1)I/2}
\]

\[
r_{o6} = \frac{1}{\lambda_n(k-1)I/2}
\]

\[
r_{oa4} = \frac{1}{\lambda_n kI/2}
\]

\[
r_{oa2} = \frac{1}{\lambda_n I/2}
\]

\[
g_{m8} = \frac{2(k-1)I/2}{\Delta V_{p8}}
\]

\[
g_{m6} = \frac{2(k-1)I/2}{\Delta V_{n6}}
\]

\[
g_{ma2} = \frac{2(I/2)}{\Delta V_{na2}}
\]

And \( R_{out} \) is:

\[
R_{out} = (g_{m8}r_{o8}r_{o10}) \parallel g_{m6}(r_{o6}r_{oa4} \parallel r_{oa2})
\]

Using equations (3) and (11), the DC gain of \( A_v \) will be:

\[
A_v = R_{out}g_{mRFC} = R_{out} \times g_{ma1}(1 + k) = (g_{m8}r_{o8}r_{o10}) \parallel g_{m6}(r_{o6}r_{oa4} \parallel r_{oa2}) \times g_{ma1}(1 + k)
\]

<table>
<thead>
<tr>
<th>( k=1.5 )</th>
<th>( k=2 )</th>
<th>( k=3 )</th>
</tr>
</thead>
<tbody>
<tr>
<td>( g_{m8} )</td>
<td>0.81</td>
<td>0.63</td>
</tr>
<tr>
<td>( g_{m6} )</td>
<td>0.55</td>
<td>0.42</td>
</tr>
<tr>
<td>( g_{ma2} )</td>
<td>0.38</td>
<td>0.29</td>
</tr>
</tbody>
</table>

Before simulations, we calculate the equations of (4~13) using transistor sizes of table 1, bias current of \( I=0.5 \) mA, \( V_{dd}=1.8v \) and changing \( k \) \((1.5<k<3)\) numerically. The obtained results are given in table 2. According to it, we can see this fact that when the factor of \( k \) rises, the \( g_{oa} \) and \( g_{oa} \) are increased but \( r_{oa4}, r_{oa6} \) and \( r_{oa10} \) are reduced and have more effect than the mentioned transconductance in \( R_{out} \). As a result of this, the total \( R_{out} \) diminishes and causes to drop DC gain. These manual calculations are approximate and DC gain drops from 80dB to 74dB. However, we have a declining trend of \( R_{out} \) and DC gain.

**Table 1. Size of transistors used in FC and RFC circuits**

<table>
<thead>
<tr>
<th>Device</th>
<th>FC</th>
<th>RFC</th>
</tr>
</thead>
<tbody>
<tr>
<td>( M_0 )</td>
<td>26/0.18</td>
<td>26/0.18</td>
</tr>
<tr>
<td>( M_1, M_2 )</td>
<td>26/0.18</td>
<td>-</td>
</tr>
<tr>
<td>( M_{a1,2} )</td>
<td>13/0.18</td>
<td></td>
</tr>
<tr>
<td>( M_{b1,2} )</td>
<td>13/0.18</td>
<td></td>
</tr>
<tr>
<td>( M_3, M_4 )</td>
<td>26/0.18</td>
<td>-</td>
</tr>
<tr>
<td>( M_{a3,4} )</td>
<td>k×12/0.18</td>
<td></td>
</tr>
<tr>
<td>( M_{b3,4} )</td>
<td>12/0.18</td>
<td></td>
</tr>
<tr>
<td>( M_5, M_6 )</td>
<td>12/0.18</td>
<td></td>
</tr>
<tr>
<td>( M_7, M_8 )</td>
<td>26/0.18</td>
<td></td>
</tr>
<tr>
<td>( M_9, M_{10} )</td>
<td>26/0.18</td>
<td></td>
</tr>
<tr>
<td>( M_{b5,6} )</td>
<td>13/0.18</td>
<td></td>
</tr>
</tbody>
</table>

**Table 2. Numerical calculations of DC gain of RFC circuit \((VDD=1.8v, I=0.5mA, \lambda_n=\lambda_p=0.1)\)**

5. **Simulation Results**

In the AC analysis, we simulated the RFC circuit with parameters of table 1 and using Hspice software in 0.18\( \mu \)m CMOS standard technology. The simulation results are shown in Fig. 3. It illustrates DC gain for FC and RFC op-amp circuits with amount of 29dB and 51.8~45.9dB respectively. As depicted in this
figure, the DC gain of RFC circuit was improved and higher than the FC circuit. These simulations are more accurate than manual analysis and it is observed that there is a declining trend of DC gain for RFC circuit with rising $k$ ($1.5 < k < 3$). Eventually, by comparing results of Fig. 3 and table 2, it is observed that there is a good coordination of declining trend of DC gain in the RFC circuit with rising $k$ ($1.5 < k < 3$). Fortunately in this case, the slew rate and noise analysis have no change and are the same result of reference (Assaad et al. 2009).

![Simulation results of FC and RFC op-amp circuits: a) DC gain of FC is 29dB and for RFC is decreased from 51.8dB to 45.9dB with rising $k$ ($1.5 < k < 3$). b) Phase Margin of FC and RFC circuits which is constant and about ~87 deg.](image-url)

Figure 3. Simulation results of FC and RFC op-amp circuits: a) DC gain of FC is 29dB and for RFC is decreased from 51.8dB to 45.9dB with rising $k$ ($1.5 < k < 3$). b) Phase Margin of FC and RFC circuits which is constant and about ~87 deg.
6. CONCLUSIONS

We re-analyzed and simulated the RFC op-amp circuit. In opposite of the conventional work, we proved that increasing factor of k (1.5<k<3) caused to decrease DC gain. For proving this claim, we calculated the transconductance, output resistance and then DC gain of RFC numerically. These manual calculations were approximate and DC gain dropped from 80dB to 74dB. To have more accurate, the simulation results of RFC circuit were done using Hspice software in 0.18µm CMOS standard technology. In this case the obtained DC gain was decreased from 51.8dB to 45.9dB with rising factor of k (1.5<k<3). It was observed from manual and simulation analysis that there was a good coordination of declining trend of DC gain in the RFC circuit with rising factor of k (1.5<k<3).

7. ACKNOWLEDGMENTS

The authors would like to thank M. Mottaghi, A. Dadashi, A. Khoei, and Kh. Hadidi.

REFERENCES

3. Dadashi, A.; Alizadeh, B. An enhanced Folded Cascode op-amp in 0.18 µm CMOS process with 67dB dc-gain. IEEE Conference Publications of Faible Tension Faible Consommation (FTFC), 2011, Pages: 87 - 90, DOI: 10.1109/FTFC.2011.5948926